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A B S T R A C T
Three different multiple-valued logic (MVL) designs using the multiple-peak negative-differential-
resistance (NDR) circuits are investigated. The basic NDR element, which is made of several Si-basedmetal-
oxide-semiconductor ﬁeld-effect-transistor (MOS) and SiGe-based heterojunction-bipolar-transistor (HBT)
devices, can be implemented by using a standard BiCMOS process. These MVL circuits are designed based
on the triggering-pulse control, saw-tooth input signal, and peak-control methods, respectively. However,
there are some transient states existing between the multiple stable levels for the ﬁrst two methods.
These states might affect the circuit function in practical application. As a result, our proposed peak-
control method for the MVL design can be used to overcome these transient states.
© 2016, Karabuk University. Publishing services by Elsevier B.V.
1. Introduction
Multiple-valued logic (MVL) circuits offer several potential ap-
plications for the improvement ofmodern circuit designs. The origin
of MVL was from the Lukasiewicz logic idea [1]. The MVL can trans-
fer more information with fewer interconnects between devices as
compared to traditional binary logic. We can use the MVL domain
for more eﬃcient solution of binary problem, thus achieving high-
speedarithmeticoperations. It canalsoprovidemorecompact solutions
and better functional capabilities in the information process [2,3].
MVL circuits could be implemented in bipolar technology such
as integrated injection logic (I2L) [4] and emitter-coupled logic (ECL)
[5]. Because the silicon gate MOS transistor replaced bipolar cir-
cuits as the main device in circuit design, there were some reports
that used the MOS or CMOS technology to design the MVL circuits
[6–10]. There were two main technologies such as current mode
[11] and voltage mode [12], which could be used to design theMOS-
basedMVL circuits. Recently, the carbon nanotubewas used to design
the MVL circuits [13,14]. Among these technologies, there are two
potential candidates for commercial purposes, which are current-
mode CMOS technology and negative-differential-resistance devices
[15].
The negative differential resistance (NDR) device has remark-
able property due to its folded current–voltage (I–V) curve. The well-
known NDR devices are Esaki diode and resonant-tunneling diode
(RTD). Their NDR characteristics can provide very attractive and
useful ideas for some applications [16–18]. In particular, themultiple-
peak NDR circuits provide the convenience to design theMVL circuits.
Several MVL circuits were demonstrated by using the RTD [19,20],
the resonant interband tunneling diode (RITD) [21], and quantum
dot gate FETs [22].
The RTD made by III–V materials including GaAs and InP is not
compatible with the mainstream ULSI technology, such as the CMOS
or BiCMOS process. The fabrication of the RTD-based applications
involves the use of the molecular-beam-epitaxy (MBE) or metal-
organic-chemical-vapor-deposition (MOCVD) system. If the RTD-
based applications need to integrate with the Si-based active and
passive devices to achieve the system on a chip, the process for the
integration of the MOCVD system with the CMOS technique is not
easy. This limits the development of the RTD-based applications.
Therefore, if we can fabricate the NDR-based circuits using the CMOS
or BiCMOS technique, it is very attractive in the commercial appli-
cations. Besides, the circuit can be simulated using the HSPICE
program, which is the most popular CAD tool in the IC design.
In recent years, there were some reports on Si-based RITD struc-
tures [23,24], and some of them were successfully integrated
with the Si-based CMOS [25] and the SiGe heterojunction-bipolar-
transistor (HBT) [26], making these devices promising for
future applications. However, they still need the MBE system to
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accomplish the combined circuits and applications. In this work, we
propose aMOS-HBT-NDR NDR circuit, which is made of several stan-
dard Si-based MOS devices and SiGe-based HBT devices. A four-
valued logic circuit is demonstrated using a three-peak NDR curve
that is made of three series-connected MOS-HBT-NDR circuits.
A traditional NDR-based MVL circuit requires a load device to
bias the multiple-peak NDR circuit to obtain the stable logic states.
We present three different MVL designs by using a resistor as a
load, because it is a simple and direct method. However, the ﬁrst
two circuits showed that some transient states existed in the output
results. Those transient states were located between the stable
states. The states were so high that they might result in error
transfer in the information system. To overcome this problem, we
designed the third MVL circuit using the voltage-controlled MOS-
HBT-NDR circuit, where the peaks of the multiple-peak I–V
characteristics could be controlled by the external voltages. Using
this method, we designed a voltage-controlled MVL circuit with
four clear logic states, and there was no transient state occurring
between two stable states. This NDR-based MVL circuit was de-
signed according to the standard SiGe BiCMOS process provided
by the Taiwan Semiconductor Manufacturing Company (TSMC)
foundry.
2. Basic NDR and MVL circuit design
The MOS-HBT-NDR circuit used in this work is made of three
Si-based n-channel MOS and one SiGe-based HBT devices, as shown
in Fig. 1. The circuit can show the NDR I–V characteristic by deter-
mining the appropriate gate width/length (W/L) parameters of the
MOS devices. In view of the operation of this MOS-HBT-NDR circuit,
we should apply a ﬁxed voltage Vgg and increase the bias VS grad-
ually. The magnitude of the Vgg must be larger than the sum of
threshold voltage of the MN1 device and the turn-on voltage of the
HBT device. The MN1 device is connected like a diode and is always
turned on during circuit operation. The MN2 device is operated as
a variable resistor as we increase the bias VS gradually. The com-
bined current is the sum of the collector current of the HBT device
and the drain current of the MN3 device. Because theMN1 andMN2
devices can be regarded as a voltage divider, the node voltage
between them can be used to control the operation situation of the
HBT device.
When we apply a small voltage VS, the operation of the MN1
device is saturated and the MN2 device is turned off. The current
is proportional to this voltage. This region is the ﬁrst positive-
differential-resistance (PDR) segment of the combined I–V curve.
If we further increase the bias VS, the MN2 device is turned on and
the base voltage of the HBT device is decreased gradually. It results
in the decrease of the collector current gradually. This region is the
NDR segment of the combined I–V curve. Finally, the bias VS is high
enough to make both the MN1 and MN2 devices saturated. When
the node voltage between the MN1 and the MN2 devices is smaller
than the turn-on voltage of the HBT device, the HBT device is turned
off. Therefore, the combined current of the MN1, MN2, and HBT
devices is presented as a Λ-type I–V characteristic, as the dotted
lines shown in Fig. 2.
The MN3 device is connected like a diode and controlled by the
bias VS. When the bias VS is larger than the threshold voltage, its
I–V characteristic is an exponential curve, as the broken lines shown
in Fig. 2. This establishes the second PDR segment of the com-
bined I–V characteristic. Finally, we can obtain an N-type I–V curve
in the combined NDR circuit by increasing the bias VS gradually.
Notice that the NMOS of the MN1 and MN3 devices can be re-
placed by the PMOS devices. The HBT device can be replaced by the
BJT or NMOS device. Therefore, this NDR circuit can be imple-
mented by using the CMOS or BiCMOS technique.
In particular, this NDR circuit possesses the ability to control the
peak current by the external voltage terminal Vgg. If we increase
the voltage Vgg, the base voltage of the HBT device is increased too.
This results in the increase of the collector current of the HBT device.
Therefore, we can obtain higher peak current. Fig. 3 shows the simu-
lated I–V characteristics by varying the Vgg values from 1.5 V to 2.7 V
with a step of 0.2 V. The MOS parameters were designed as
WMN1 = 3 μm,WMN2 = 10 μm,WMN3 = 10 μm and LMN1,2,3 = 0.35 μm. The
HBT was used the standard ln02 cell based on the standard 0.35 μm
SiGe process provided by the TSMC foundry. When the Vgg is biased
at 2.1 V, the simulated peak voltage is 0.55 V, valley voltage is 0.85 V,
peak current is 2 mA, and valley current is 0.25 mA. The peak-to-
valley current ratio (PVCR) is about 8.
MN1
MN2
VS
HBT MN3
GND
VS
GND
Vgg
IS
Fig. 1. Circuit conﬁguration of a MOS-HBT-NDR circuit.
Fig. 2. I–V characteristic of a MOS-HBT-NDR circuit.
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Fig. 3. I–V characteristics of a MOS-HBT-NDR circuit by modulating the Vgg values.
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When N NDR devices are integrated vertically, we can obtain N
peaks, N valleys, and N + 1 PDR segments in the combined I–V char-
acteristics. Using the N + 1 PDR segments, we can design a (N + 1)-
valued logic circuit [27]. Therefore, we can design a four-valued logic
circuit based on a three-peak NDR curve. Fig. 4 shows the circuit
conﬁguration of our proposedMVL circuit, which is consisted of three
series-connectedMOS-HBT-NDR circuits, which are named as NDR1,
NDR2, and NDR3. This MVL circuit is biased by a suitable voltage
source VS through a load resistor RS.
The combined current is strongly dependent on the param-
eters of the devices. The turning on sequence of such series-
connected NDR circuit follows a simple rule; that is, the NDR circuit
with the smallest peak current is always turned on ﬁrst. There-
fore, the peak currents of the three-peak NDR I–V characteristics
are shown from the smallest to the largest in sequence. The gate
widths were designed as WMN1 = 3 μm, WMN2 = 40 μm, and
WMN3 = 40 μm for three NDR circuits. The HBT device uses the stan-
dard ln02 cell. The gate lengths were ﬁxed at 0.35 μm.
We implemented this three-peak NDR circuit using the stan-
dard 0.35-μm SiGe BiCMOS process provided by the TSMC foundry.
This IC layoutmust pass a series of checks including the layout versus
schematic, design rule checking, and parasitic extraction before the
tapeout. We also needed to consider the effect of environmental dif-
ferences on the circuit function such as the bias deviation with ±10%
and the operating temperature under −25 °C, 0 °C, 40 °C, and 70 °C,
respectively. We could obtain the result under a reasonable range.
We also need to consider the layout optimization of interconnec-
tion [28]. The cell area of this chip was occupied about 50 × 100 μm2.
The area can be improved by redesigning the MOS parameters using
a scale-down process. There were only twelve transistors used in
this MVL circuit. The number of devices and the chip area were
greatly reduced in comparison with the CMOS-based MVL circuit
discussed in Reference [6].
The BiCMOS process has many advantages over the CMOS tech-
nique, such as higher switching speed, better noise performance,
and better high-frequency characteristics. In addition, the BiCMOS
process follows almost the same scaling curve as the CMOS tech-
nology, whichmay lead to signiﬁcant effects in the BiCMOS products
in the future.
3. MVL measured results
According to our simulation results, the peak currents can be
revised by inputting different Vgg values. Here, the Vgg values are
set at Vgg1 = 2.5 V, Vgg2 = 2.3 V, and Vgg3 = 1.8 V, respectively. The
measured I–V curve is shown in Fig. 5. There are three peaks, three
NDR regions, and four PDR segments. The magnitudes of the three
peak currents are shown as IP1 < IP2 < IP3. The PVCR is one of the
ﬁgure-of-merits for the evaluation of the I–V performance of a NDR
circuit. Here we obtain IP1 = 0.26 mA, IV1 = 0.01 mA, IP2 = 0.37 mA,
IV2 = 0.03 mA, IP3 = 0.52 mA, and IV3 = 0.05 mA. Therefore, the PVCR
values are 26, 12.3, and 10.4 for three peaks, respectively. These
values are higher than those shown in the multiple-peak RTD and
RITD circuits [19,20,29]. For the MVL application, the optimiza-
tion of the PVCR of each peak should be larger than 10. If we input
a higher Vgg value, we can obtain a higher peak current. The high
and adjustable PVCR characteristics are the beneﬁts in designing
the MVL circuit.
There are two traditional methods to bias this three-peak NDR
circuit. One method is to use a constant current source as the load.
This kind of MVL circuit possesses a better noise margin because
the load current is adjusted to a value approximately halfway
between the peak and the valley currents. After designing a con-
stant current source, we should suitably arrange the input signal
along with the write circuit.
Another method is to use a resistor as a load device. This ap-
proach is a direct and easy design. Because we focus on making a
comparison between three differentMVL structures, a resistor is used
in this work. The resistance is estimated to be 13.5 KΩ here. The
load line intersects the PDR segments with four operating points
from A to D in order, as shown in Fig. 5. The voltage to be stored
can be provided by enabling the VS as a pulse signal. First, the op-
erating point is located at point A. The stable logic state is VA. We
can input a positive triggering pulse to transfer the logic state from
operating points A to B, as shown by the top-right arrow direc-
tion. The rising triggering pulse intersects the second PDR segment
at point B′. When the falling triggering pulse returns to the load-
line base, as shown by the lower-left arrow direction, the operating
point is located at point B. At this moment, we can obtain the trans-
fer of logic state from VA to VB. The voltage level corresponding to
the triggering pulse is called the transient state here. Therefore, there
exists a transient state VB′ between the levels VA and VB. After that,
we can input another higher triggering pulse to transfer the logic
state from the operating points B to C, and so on. Fig. 6 shows the
measured results of this MVL circuit.
The waveforms are operated at low frequency due to the use of
a resistor load and for the purpose of easy measurement. First, the
bias VS establishes the fundamental load line, where the initially
VS
RS
Vin Vout
Write
clock
NDR1
NDR2
NDR3
NM0
Fig. 4. Conﬁguration of a MOS-HBT-NDR-based MVL circuit.
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Fig. 5. I–V characteristic and load-line analysis for a four-valued logic circuit.
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operating stable level is VA. Referring to Fig. 6, three triggering pulses
from VS1 to VS3 are employed to transfer the logic level from VA to
VD in sequence. We obtain four logic levels as VA = 0.38 V, VB = 0.85 V,
VC = 1.35 V, and VD = 2.05 V, shown at the bottom of Fig. 6. There-
fore, we can obtain three transient states VB′, VC′, and VD′ between
the four stable levels. These transient states are corresponding to
the triggering pulses VS1, VS2 and VS3, respectively. These transient
states bring a new problem when we transfer the information and
data using the MVL system. The highest triggering pulse occurs at
the VS3. Its magnitude is about 10 V. This value might exceed the
limit of voltage tolerance of the MOS or HBT device. Therefore, this
MVL circuit suffers a problem of burning down after long-time op-
eration. It also consumes too much power during the period of
transferring logic states.
We can use another control method to avoid burning down the
MOS or HBT device from the operation of theMVL circuit. We should
require an extra write circuit MN0-MOS with a clock control gate
and a saw-tooth wave at its input terminal, as those shown in Fig. 4.
The voltage to be stored is provided by the Vin signal and loaded
to the main circuit by enabling the write clock in order. We use a
square wave as the write clock that can turn on and off the MN0
alternately. During the bandwidth of the write clock, the corre-
sponding voltage extracted from the saw-tooth wave is fed into this
three-peak NDR circuit. Therefore, the output voltage across the
three-peak NDR circuit is set to the nearest stable operating point
according to this feed-in voltage. We can obtain different output
voltage levels corresponding to different feed-in voltages by this way.
Fig. 7 shows the waveforms of the write clock, Vin signal, and Vout
result of this MVL circuit, which are extracted from the oscillo-
scope. We obtain four logic levels from VA to VD in order. The
magnitudes of the four logic levels are the same as those shown
in Fig. 6. We also observe three transient states, which are the cor-
responding feed-in voltages. The other diﬃcult problem is that we
should preciously design the slope and magnitude of the saw-
tooth input signal of this MVL circuit.
To overcome the transient-state effects, we propose another new
control method in our NDR circuit. This concept is inspired from
the forming method of three peaks in our novel BiCMOS-based NDR
circuit that the peak can be controlled by the external voltage Vgg.
Fig. 8 shows the four load-line analyses under three different Vgg
conditions. Fig. 8(a) shows the initial condition and point A is the
operating point. When we set Vgg1 at zero voltage and the other
two voltages Vgg2 and Vgg3 remain unchanged, the operating point
is located at point B, as shown in Fig. 8(b). When we control both
voltages Vgg1 and Vgg2 at zero voltage and keep the Vgg3 un-
changed, the operating point is located at point C, as shown in
Fig. 8(c). Fig. 8(d) shows the case when all controlled voltages Vgg
are turned off, the operating point is located at point D. This is re-
sulted from the serial connection of the MN3 devices of three NDR
circuits under the bias VS. It results in the fourth PDR segment still
exists. Four conditions match perfectly the load line intersecting the
three-peak I–V curve with operating points A, B, C, and D in order.
Using this special peak-control method, we can obtain the four logic
states shown as VA, VB, VC, and VD in order. In particular, there is no
transient state when we transfer the logic state from one level to
another.
Fig. 9 demonstrates the waveforms of the bias VS, control volt-
ages Vgg, and Vout signal. Four logic states VA, VB, VC and VD are
shown at the bottom of Fig. 9. These logic levels are increased in
step from VA to VD in sequence. Each logic corresponds to the rel-
ative Vgg condition. The magnitudes of the four logic levels are the
same as those shown in Fig. 6. The bias VS is inputted in a square
wave, same as the control voltages Vgg. When one of the Vgg is set
to zero voltage, the corresponding peak is turned off. Then the output
level is transferred from one state to another. Therefore, we can
control the logic state independently. If we want to transfer the logic
level to the output one by one, we can design a read circuit by con-
necting a switch and a NMOS device with a clock control gate at
the output terminal of this MVL circuit.
In particular, the output clearly gives four logic states without
any transient levels existing between the logic levels. These logic
values match well with the load-line analyses. If the zero voltage
is added to this MVL circuit and regarded as “0” logic state, then
we can deﬁne our MVL circuit as ﬁve logic states with {0, 1, 2, 3,
4}. The voltages from state “1” to “4” are corresponding to VA to VD,
respectively.
Fig. 6. Measured result of the MVL circuit using the triggering pulse control for the
bias VS.
Fig. 7. Measured result of the MVL circuit using an extra write circuit along with a
pulse control gate and a saw-tooth input signal.
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4. Discussion
Because there is no transient state in our novel voltage-controlled
MVL circuit, the power consumption is the smallest compared to
the triggering-pulse control and saw-tooth input wavemethods. The
noise margin of each state is deﬁned as the minimum value of the
current difference between the operating point and the peak (or
valley) position. For example, the current difference between point
C and IV2 is 0.12 mA and the current difference between point C and
IP3 is 0.37 mA, as shown in Fig. 6. We should take the smaller one
as the noise margin. Therefore, the noise margin for four logic levels
VA, VB, VC and VD are estimated to be 0.04 mA, 0.17 mA, 0.12 mA,
and 0.05 mA, respectively. The smallest noise margin occurs at VA
level. Therefore, the noise margin of this circuit is 0.04mA. However,
this noise margin can be improved by inputting a higher Vgg1 value.
If we set the Vgg1 value at 3 V, the IP1 value increases from 0.26 mA
to 0.32mA. Then the noise margin for state VA can be increased from
0.04 to 0.1 mA. On the other hand, we can design a constant current
source as a load device to increase the noise margin. If we design
a constant current source with 0.15 mA as the load, then the noise
margin for four logic levels are estimated to be 0.11 mA, 0.23 mA,
0.12 mA, and 0.1 mA, respectively. The noise margin for this new
design is about 0.1 mA.
Because this MVL circuit was fabricated using the standard
0.35 μm SiGe BiCMOS process, the aspect ratios (W/L) of the MOS
device is a little higher. These parameters can be decreased by using
a further scaled-down CMOS or BiCMOS process. For example, if
we implement the circuit using 0.18 μm CMOS process, we rede-
sign the parameters as WMN1 = 8 μm, WMN2 = 4 μm, WMN3 = 2 μm,
LMN1,2,3 = 0.18 μm, and the HBT is replaced by a BJT device. The three
peak currents are ranged between 0.2 mA and 0.5 mA by modu-
lating the Vgg values. Its area can be reduced to 31.3 × 56.7 μm2,
which is about one third of the above implemented IC area. However,
the operating frequency of this MOS-HBT-NDR cannot compare to
the RTD device, which can be operated under several hundred giga-
hertz. However, if we design this MVL circuit using a more advanced
process, the area of this MVL circuit can be decreased and the op-
erating frequency can be improved.
5. Conclusions
We demonstrate a novel voltage-controlled MVL circuit, which
is made of several Si MOS and SiGe HBT devices. Compared to the
traditional RTD-based or RITD-based MVL circuit, our MVL circuit
can be completely fabricated by the BiCMOS process without the
need for an MBE system. We apply a special peak-control method
to transfer the logic state. In particular, there are no transient states
between the stable levels like those RTD-based MVL circuits shown
in the reference. This new MVL circuit provides a possible solu-
tion to a complex system design using the mainstream ULSI
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technology. By considering the process integration, mass produc-
tion, and reproduction of electrical characteristics of devices, our
MVL design is easier and the fabrication cost is lower than the RTD-
based circuit. To achieve higher speed and frequency, we can use
a further advanced CMOS or BiCMOS process.
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